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Abstract – In this paper we will apply a Hsiao code to 
the cache level of a memory hierarchy to increase the 
reliability of the memory. We have selected the Hsiao 
code from the category of SEC-DED (Single Error 
Correction Double Error Detection) codes. For 
correction of a single-bit error we use, a check bits 
generator circuit, a syndrome generator and a 
syndrome decoder.  Implementation of SEC-DED code 
in the cache is made with FPGA Xilinx circuits. 
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I. INTRODUCTION 
 
In the design of the computer systems an issue that 
raises particular problems is the slowly increase of 
memory speed compared with the increase of processor 
speed [1],[2]. The processor allocates, during the 
execution time, an increasing fraction of time, waiting 
for data to be brought from main memory. To reduce the 
gap between processor speed and memory speed, current 
processors allocates most of their hardware resources, to 
the cache level. For example Intel Itanium 2 processor 
allocates 86% of its transistors to L3 cache level [3],[5]. 
Cache memory is the fastest storage buffer for the 
central processing unit of a PC. 
In this paper we will use both names: cache and 
cache memory. 
In the efficiency analysis methods to increase the 
dependability of a memory hierarchy, the most 
vulnerable part to turn to critical applications in terms of 
reliability is the cache memory.  
A memory hierarchy is the solution to the need for 
programmers to have a large and fast memory. This 
hierarchy is organized on several levels, each with less 
storage capacity, higher speed and cost per bit higher 
than the previous level. The objective that we are 
looking, in a memory hierarchy, is to obtain a memory 
system that have a cost almost as low as the cheapest 
level of memory and speed almost as great as fastest 
level of hierarchy [6].   
Memory hierarchy is based on several fundamental 
properties of information storage technology. Different 
storage technologies have different access times. Faster 
technologies have a higher cost per bit than slower 
technologies, but those have a greater capacity to store 
the information. Figure 1 represents such a memory 
hierarchy [7]. 
 The hierarchy has at the bottom level, the slowest, 
most expensive and the highest capacity storage. As we 
move to the top of the pyramid, we have increasingly 
faster levels, greater cost per bit and with less storage 
capacity. 
 
 
Figure 1. Memory hierarchy 
__________________________________________________________________________________________________________
In the level situated on the top of the pyramid (L0), 
we have a small number of CPU registers, with low 
access time, because they are accessed by the CPU in 
one clock cycle.  
In the next, one or two levels, there is a medium size 
SRAM cache, which can be accessed in a few CPU 
clock cycles. On the next level there is a DRAM main 
memory, with large storage capacity. This memory can 
be accessed in tens or hundreds of clock cycles. Below 
are local disks, with very large dimensions and with the 
disadvantage that they are very slow. On the last level, 
some systems include an additional level disks or remote 
servers, which can be accessed via a network. 
A possible solution to increase the reliability of the 
cache level is the use of fault tolerant approach in the 
design. Traditionally this is realized by the introduction 
of information redundancy based on data coding.  
The widely used code for fault tolerant design is the 
Hamming code, based on multiple parity bit generation. 
We present and implement a more efficient design, with 
a modified version of this code. The resulted design was 
implemented and tested in an FPGA circuit. 
 
II. APPLYING HSIAO CODE TO CACHE MEMORY  
 
In modern computer systems, at the cache level of 
the memory hierarchy, we can successfully apply 
multiple error correction codes. This type of code for 
detection and correction of errors are added to memories 
to obtain a better reliability.  
In high speed memories the most used codes are 
Single bit Error Correcting and Double bit Error 
Detection codes (SEC-DED) [7]. This codes can be 
implemented in parallel as linear codes for this type of 
memories.  
We have chosen the Hsiao code, because of its 
properties. Hsiao code is a SEC-DED code preferred in 
computer technique due to its favourable recovery 
capacilty from multiple errors. The Hsiao code is a 
modified Hamming code, with an odd-weight-column, 
because every column contains an odd number of 1's 
[4],[9]. 
 In the check matrix of the Hsiao code, another 
property is that no two columns are the same 
[8],[9],[10]. 
For the cache memory we use a (22,16,6), Hsiao 
code . For this code  there are k = 6 control bits, u = 16 
useful (data) bits and the total number of code bits is t = 
22. In this case, for correcting a single bit error it is 
satisfied the condition 2k>u+k+1. Usually it is enough a 
number of k= 5 control bits, but  we  will  use k = 6 
control bits, in order to achieve a double bit error 
detection. Parity check matrix of the Hsiao code, is 
defined by matrix H presented below: 
 
  
 
 
 
      
      (1) 
We have generated the Hsiao matrix, so that the 
column vectors corresponding to useful information bits 
to be different one from other. 
A typical codeword, of this matrix has the folowing 
form:      
 
u=(c0c1c2c3c4c5u0u1u2u3u4u5u6u7u8u9u10u11u12u13u14u15)  
 
It has parities in positions 1,2,3,4,5, 6 and data bits from 
position 7 to 22. 
The control bits are calculated with parity equations 
(2) : 
 
c0 = u0u1u2u3u5u6u10u11u12u13u14 
c1 = u3u4u5u6u7u10u11u12u13u15  
c2 = u0u4u6u7u8u10u11u12u14u15  
c3= u0u1u5u7u8u9u10u11u13u14u15 (2) 
c4 = u1u2u8u9u10u12u13u14u15  
c5 = u2u3u4u9u11u12u13u14u15  
     
Decoding of a received vector uses the syndrome 
equations (3) : 
 
 s0 =c0u0u1u2u3u5u6u10u11u12u13u14 
 s1 =c1u3u4u5u6u7u10u11u12u13u15  
 s2=c2u0u4u6u7u8u10u11u12u14u15       (3) 
 s3 =c3u0u1u5u7u8u9u10u11u13u14u15           
 s4 =c4u1u2u8u9u10u12u13u14u15  
 s5 =c5u2u3u4u9u11u12u13u14u15      
 
We will apply this SEC-DED code to the design of 
the error control part of a  64K x 16 bit cache memory. 
When the information is retrieved from the cache, we 
read the useful data bits (u0 u1 u2 u3 u4 u5 u6 u7 u8  u9  u10 u11 
u12 u13 u14 u15) and the control bits (c0 c1 c2 c3 c4 c5) too. 
We implement with XOR gates, the equations (2) and 
generate the control bits c0’ c1’ c2’ c3’ c4’ c5’ from data 
bits that we have read from the cache. For example, to 
generate the control bit c0’, we use equation (4):   
 
c0’= u0u1u2u3u5u6u10u11u12u13u14,   (4) 
 
In order to implement this equation we use 10 XOR 
gates with two inputs, situated on four levels, as 
presented in figure 2.  
We do in the same mode to generate all control bits, 
c1’, c2’, c3’, c4’, c5’. The generated control bits 
(c0’c1’c2’c3’c4’c5’) are compared with the control bits 
that we have read from the cache (c0 c1 c2 c3 c4 c5), also 
with two input XOR gates, and we get as result 
syndrome equations:  s0 = c0   c0’, s1 = c1  c1’,  s2 = c2 
 c2’, s3 =  c3  c3’, s4 = c4  c4’, s5 = c5  c5’. We 
connect one NOT gate on each syndrome line, and we 
construct with 16 AND gates with six inputs, the 
syndrome decoder. Equations (5) are used to build the 
syndrome decoder. 
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  ss    u 54
,
2  3210 ssss   
 s    u 5
,
3  43210 sssss  
 s    u 5
,
4  43210 sssss  
    s u 3
,
5 54210 sssss   
    s u 2
,
6 54310 sssss   
    s u 3
,
7 54210 sssss   
53210 sssss  s    u 4
,
8     (5) 
53210 sssss  4,9 s     u  
   ss u 42
,
10 5310 ssss   
 s  s u 52
,
11  4310 ssss  
 s  s u 52
,
12  4310 ssss  
 ss   u 53
,
13  4210 ssss   
 ss   u 53
,
14  4210 ssss  
 ss u 53
,
15  4210 ssss  
 
We present in figure 2 a scheme used for single error 
correction. 
 
 
 
Figure 2. Design of Hsiao (22,16,6) code circuit with  
XILINX software tool 
 
To correct the data bits we use 16 XOR gates with 
two inputs, following equations (6).  
 
u0cor= u0   u0’  
u1cor= u1   u1’  
u2cor= u2   u2’  
u3cor= u3   u3’  
u4cor= u4   u4’      
u5cor= u5   u5’  
u6cor= u6   u6’  
u7cor= u7   u7’    
u8cor= u8   u8’    (6) 
u9cor= u   u ’  9 9
u10cor= u10   u10’  
u11cor= u11   u11’ 
u10cor= u10   u10’  
u11cor= u11   u11’ 
u12cor= u12   u12’  
u13cor= u13   u13’,  
u14cor= u14   u14’ 
u15cor= u15   u15’ 
In figure 2 we have designed an error correction 
scheme based on Hsiao (22,16,6) code, which can be 
implemented with FPGA Xilinx circuits. 
 
III. IMPLEMENTATION OF HSIAO CODE TO THE 
CACHE MEMORY.USING FPGA XILINX CIRCUITS 
 
The design process with FPGA Xilinx circuits is fast 
and efficient. The internal structure of an FPGA circuit 
contains a matrix composed from Configurable Logic 
Blocks (CLB) and Programable Switch Matrices (PSM), 
surrounded by I/O pins.  
The programable internal structure includes two 
configurable elements: Configurable Logic Blocks, with 
functional elements that implements the designed logical 
structure and Input Output Blocks (IOB), wich realises 
the interface between internal signals and the outside of 
circuit, using pins.  
The logical function realised by CLB is implemented 
by static configuration memory [7]. 
 
 
 
Figure 3. Simulation with Logic Simulator of XILINX 
 
       Figure 3 shows the simulation that we have made 
through the Logic Simulator module of XILINX 
program.  
 
 
 
Figure 4. Implementation of Hsiao matrix (1) with 
FPGA XILINX, XC4000XL circuits 
__________________________________________________________________________________________________________
  
To follow up the simulation we have introduced: 
input signals (u0-u15), control signals (c0-c5), output 
signals (u0cor-u15cor) and signals ERORR and DED 
(double error detected). We have injected errors and 
checked the bahaviour of the design. 
Figure 4 presents the implementation of HSIAO 
matrix (1), with  FPGA XILINX, XC4000XL circuits.  
Analyzing the file Map Report we can conclude that 
only 44 CLB circuits have been used from a total of 64, 
meaning 68% of the total CLB circuits.  
 
IV. CONCLUSIONS 
 
We have subsequently applied this Hsiao code, to 
error detection and correction in the cache and we have 
implemented this code in a cache memory using FPGA 
programmable Xilinx circuits. We have determined the 
overhead due the additional circuits for error correction. 
This Hsiao code has the minimum number of 1’s in the 
matrix, which makes the hardware and the speed of the 
encoding/decoding circuit optimal. The Hsiao code 
(22,16,6) that we have used to the cache level of a 
memory hierarchy permits single error correction and 
double error detection. This code was implemented to a 
cache memory, with this implementation we have 
reduced the size of the syndrome generator and the cost 
of error correcting scheme compared to the traditional 
Hamming code based solution. Another advantage is 
that if we increase the number of data bits, the 
proportion of overhead is decreasing. This solution 
using a SEC-DED Hsiao code, increases reliability 
through fault tolerance, leading to low cost and low 
memory chip dimension, because this method solves the 
problem of faults by testing and correcting errors inside 
the chip. 
Results of this research were supported by Domus 
Hungarica.  
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